Research
VDS
Verification & Modeling of Digital Systems
Research topics
Verification flow,
Assertion-Based Verification at the RTL and TLM levels,
Formal methods for verification and debug,
Proof of correctness by theorem proving,
Symbolic simulation.
