Publications dans des revues à comité de lecture


"Real-time spike detection in EEG signals using the wavelet transform and a


Proceedings à comité de lecture


"Security Evaluation of Dual Rail Logic Against DPA Attacks", Razafindraibe H., Maurine P., Robert M., Renaudin M.,


"An asynchronous NOC architecture providing low latency service and its multi-level design framework", Beigne E., Clermidy F., Vivet P., Clouard A., Renaudin M.,

"Asynchronous Systems on Programmable Logic", Fesquet L., Quartana J., Renaudin M., 2005 105-112 LIRMM & TU Darmstadt Reconfigurable Communication-centric SoCs (ReCoSoC'05), Montpellier, France, June 27-29

"A programmable logic architecture for prototyping clockless circuits", Fesquet L., Renaudin M., 2005 293- 298 IEEE 15th Int. Conf. on Field Programmable Logic & Applications (FPL'05), Tampere, Finland, August 24-26


"Modular Asynchronous Network-on-Chip: Application to GALS Systems Rapid Prototyping", Quartana J., Fesquet L., Renaudin M., 2005 397-402 IFIP 15th IFIP Int. Conf. on Very Large Scale Integration Systems (VLSI-SoC'05), Perth, Australia, October 17-19

"A Method to Design Compact Dual Rail Asynchronous Primitives", Razafindraibe A., Robert M., Renaudin M., Maurine P.,


"High performance adder's synthesis using efficient macro generator", Vassileva T.,


"Asynchronous relaxation of locally-coupled automata networks, with application to parallel VLSI implementation of iterative image processing algorithms", Planet P.,
"Wireless sensor network node with asynchronous architecture and vibration harvesting micro power generator”, Ammar Y., A. B., Marzencki M., Charlot B., Basrour S., Matou K., Renaudin M., 2005 287-292 The Smart Objects and Ambient Intelligence Conference (SoC-EUSA'I'05), October 12-14 Imatec Diffusion

"Improving DPA resistance of Quasi Delay Insensitive Circuits using randomly time-shifted Acknowledgement Signals”, Bouesse G.F., Renaudin M., Sicard G., 2005 27-32 15th IFIP Int. Conf. on Very Large Scale Integration Systems, VLSI-SoC’05, October 17-19 IFIP


"A New Class of Asynchronous Inductive Contactless Devices Using Event Based Communications And Self-Timed Logic”, Caucheteux D., Beigne E., Renaudin M., E. C., 2005 83-88 IFIP International Conference on Very Large Scale Integration (VLSI-SoC'05),17-19 October IFIP

"Technology Mapping for Area Optimized Quasi Delay Insensitive Circuits”, Folco B., Bregier V., Fesquet L., Renaudin M., 2005 146-151 15th IFIP Int. Conf. on Very Large Scale Integration Systems (VLSI-SoC'05), October 17-19 IFIP

"An Asynchronous DES Crypto-Processor Secured against Fault Attacks”, Monnet Y., Renaudin M., Leveugle R., Dumont S., Bouesse G.F., 2005 15th IFIP Int. Conf. on Very Large Scale Integration Systems, VLSI-SoC’05, October 17-19 IFIP


"Asynchronous Dual rail Cells to Secure Cryptosystem Against Side Channel Attacks”, Razafindraibe A., Robert M., Renaudin M., Maurine P.,

Chapitres dans les ouvrages


"La conception logique”, Renaudin M., 2002 27-64 ; chapitre 2 Hermès Science, 246 p. Conception logique et physique des systèmes monopuces

SOC Design Methodologies Series: IFIP International Federation for Information Processing

Brevets

"Communication node architecture in a globally asynchronous network on chip system", Quartana J., Renaudin M., Vivet P., Beigne E., FR2883117 2006-09-15


"Procédé et dispositif de conversion analogique-numérique", Renaudin M., Sicard G., Fesquet L., Allier E., FR2835365 2003-08-01